| GPS接收机中采样平均技术的FPGA实现 |
| |
| 引用本文： | 魏敬法,胡永辉,华宇.GPS接收机中采样平均技术的FPGA实现[J].时间频率学报,2004,27(1):16-22. |
| |
| 作者姓名： | 魏敬法 胡永辉 华宇 |
| |
| 作者单位： | 1. 中国科学院国家授时中心,陕西,临潼,710600;中国科学院研究生院,北京,100039
2. 中国科学院国家授时中心,陕西,临潼,710600 |
| |
| 摘 要： | 提出了一种采样平均的处理方法 ,将每毫秒 50 0 0点的采样信号变成每毫秒 1 0 2 4点 ,并利用现场可编程门阵列 (FPGA—fieldprogrammablegatearray)实现了这种方法。利用Matlab进行的仿真和ISE(insystememulator)综合结果表明这种方法不会影响信噪比 ,而且简化了接收机的相关处理器 ,节省了FPGA资源 ,降低了接收机成本 ,提高了处理速度 ,加快了设计进程
|
| 关 键 词： | FPGA(现场可编程门阵列) GPS 采样平均 |
| 文章编号： | 1001-1544(2004)01-0016-07 |
| 修稿时间： | 2004年2月24日 |
An Averaging Method of Signal Sampling Realized with FPGA for GPS Reciever |
| |
| WEI Jing-Fa , HU Yong-Hui HUA Yu.An Averaging Method of Signal Sampling Realized with FPGA for GPS Reciever[J].Journal of Time and Frequency,2004,27(1):16-22. |
| |
| Authors: | WEI Jing-Fa HU Yong-Hui HUA Yu |
| |
| Institution: | WEI Jing-Fa 1,2 HU Yong-Hui 1 HUA Yu 1 |
| |
| Abstract: | A new method is introduced to downsample the incoming signal from a sampling rate of 5000 samples/ms to 1024 samples/ms,which has been realized with FPGA(field programmable gate array).The simulation results obtained with Matlab and the synthesis results obtained from ISE(insystem emulator)show that this method would not degrade the SNR;besides,it can simplify the correlation processor of GPS receiver,save the FPGA source,reduce the price of the receiver,raise the processing speed and speed up the designing process. |
| |
| Keywords: | FPGA GPS averaging method of sampling |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
|
