|
|||||
|
|
| 基于FPGA的IRIG-B（DC）码的解码方案的设计与实现 | |
| 引用本文： | 王丽敏,胡永辉,侯雷,刘军良. 基于FPGA的IRIG-B（DC）码的解码方案的设计与实现[J]. 时间频率学报, 2012, 35(4): 228-234 |
| 作者姓名： | 王丽敏 胡永辉 侯雷 刘军良 |
| 作者单位： | 1. 中国科学院国家授时中心,西安710600 中国科学院研究生院,北京100039 2. 中国科学院国家授时中心,西安710600 中国科学院精密导航定位与定时技术重点实验室,西安710600 3. 中国科学院国家授时中心,西安710600 中国科学院研究生院,北京100039 中国科学院精密导航定位与定时技术重点实验室,西安710600 |
| 基金项目： | 中国科学院“西部之光”人才培养计划重点资助项目 |
| 摘 要： | IRIG-B码是国际上通用的时间码格式，广泛应用于各种系统的时间同步。针对IRIG-B（DC）码的调制特性，介绍一种基于FPGA的B码解调方案。重点描述了如何在同步时序中准确提取秒同步信号并解调B码中包含的时间信息。整个方案中采用Verilog HDL语言进行设计，已成功实现，并给出了验证结果。 |
| 关 键 词： | IRIC-B（DC）码 现场可编程门阵列 同步 解调 |
Design and implementation of IRIG-B(DC) code demodulation based on FPGA |
|
| WANG Li-min,HU Yong-hui,HOU Lei,LIU Jun-liang. Design and implementation of IRIG-B(DC) code demodulation based on FPGA[J]. Journal of Time and Frequency, 2012, 35(4): 228-234 | |
| Authors: | WANG Li-min HU Yong-hui HOU Lei LIU Jun-liang |
| Affiliation: | 1. National Time Service Centre, Chinese Academy of Sciences, Xi＇an 710600, China; 2. Graduate University of Chinese Academy of Sciences, Beijing 100039, China; 3. Key Laboratory of Precision Navigation and Timing Technology, National Time Service Center, Chinese Academy of Sciences, Xi＇an 710600, China) |
| Abstract: | IRIG-B code is an universal format of time code in the world and is widely used in timing systems. According to the characteristics of IRIG-B code modulation, a decoding plan based on FPGA is introduced with emphases on how to extract the synchronous second signal accurately from the synchronous timing sequency and how to get the time information included in the B code. The whole project is designed by using Verilog HDL and has been implemented successfully with the results shown. |
| Keywords: | IRIG-B(DC) code FPGA synchronization demodulation |
| 本文献已被 维普 万方数据 等数据库收录！ | |